

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Application for:

Daniel Yellin, et al.

Application No.: 10/734,117

Filed: December 15, 2003

For: A FILTER FOR A MODULATOR
AND METHODS THEREOF

Examiner: Freshteh N. Aghdam

Art Unit: 2611

Confirmation No.: 4852

Mail Stop AF
Commissioner for Patents
PO Box 1450
Alexandria, VA 22313-1450

Revised Declaration of Inventors Pursuant to 37 C.F.R. § 1.131

Sir:

We, Daniel Yellin and Kobby Pick, hereby declare that:

1. We are both citizens of Israel which, as we were informed by our patent counsel, is a WTO member country. At the time of conceiving and reducing to practice the above identified invention, we were residing in Israel.
2. We are the named inventors of the subject matter of the above-captioned application, as originally declared in the combined declaration and power of attorney.
3. We were both employed by Intel Corporation of Santa Clara, California, the original assignee, during the time the invention was conceived and the patent application was filed.
4. To the best of our recollection, and as refreshed by attached **Exhibit A** and **Exhibit B**, the subject invention was conceived on or prior to March 11, 2003.

Exhibit A is a copy of an e-mail dated March 11, 2003, which we sent to our supervisor in Intel to which we attached an "Intel Invention Disclosure Form," which is dated January 1, 2003. **Exhibit B** is a copy of the Intel Invention Disclosure Form that was attached to **Exhibit A**.

6. As may be seen in **Exhibit A**, we requested our supervisor, Doron Rainish, to approve and forward our patent disclosure. To the best of our recollection, our patent disclosure was indeed approved by Mr. Rainish and forwarded to Intel's patent committee as requested, and it was ultimately approved by Intel's patent committee for filing as a patent application.

7. We additionally declare that we worked diligently with our colleagues in Intel and with our outside patent counsel during the period between March 11, 2003, when we sent our e-mail that is shown in **Exhibit A**, and the filing date of the above-captioned application on December 15, 2003, to constructively reduce our invention to practice.

We further declare that all statements made herein of our own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code, and that such willful false statements may jeopardize the validity of the above-identified patent application or any patent issued thereon.

Executed by and on the date(s) as set forth below:

By: 

Daniel Yellin

Date: Dec 23, 2008

By: 

Kobby Pick

Date: Dec 23, 2008

Exhibit A

Michael Faibisch

From: YELLIN, DANIEL
Sent: Tuesday, March 11, 2003 10:56 AM
To: Rainish, Doron
Cc: Pick, Kobby
Subject: FW: Patent Disclosure

Importance: High

Attachments: Apparatus and Method to Design Digital Pre-Filter for SD Fractional-N Modulator - Disclosure.ZIP

Doron this is the frac-n patent disclosure see below they want you to forward it.
So please approve and follow their guidelines. Thanks, Darry.



Apparatus and
Method to Design...

-----Original Message-----

From: Boulden, Janice
Sent: Tuesday, March 11, 2003 12:03 AM
To: Pick, Kobby
Cc: YELLIN, DANIEL
Subject: RE: Patent Disclosure

ALL disclosures must be approved by your manager (must be someone not named as an inventor on the disclosure form). Your manager should forward their approval and the invention disclosure form to the Invention Disclosure Submission email account (one time only). **Do Not "CC" the Invention Disclosure Submission account when sending the IDF to your manager for approval.**

You will need to send this disclosure through your manager for approval.

JB

-----Original Message-----

From: Pick, Kobby
Sent: Monday, March 10, 2003 6:21 AM
To: Invention Disclosure Submission
Cc: YELLIN, DANIEL; Pick, Kobby
Subject: Patent Disclosure

Hi

Attached is a patent disclosure of Daniel Yellin and Kobby Pick. << File: Apparatus and Method to Design Digital Pre-Filter for SD Fractional-N Modulator - Disclosure.doc (Compressed) >>

Bye
Kobby Pick

Exhibit B

INTEL INVENTION DISCLOSURE
ATTORNEY-CLIENT PRIVILEGED COMMUNICATION

DATE: 1 January, 2003

It is important to provide accurate and detailed information on this form. The information will be used to evaluate your invention for possible filing as a patent application. When completed and signed, please return this form to the Legal Department at JF3-147. If you have any questions, please call 264-0444.

1.

Inventor: <u>Yellin</u>	<u>Daniel</u>		
Last Name	First Name		
Phone <u>972-3-9207187</u>	M/S: _____	Fax # <u>972-3-9207509</u>	
Citizenship: <u>Israeli</u>	WWID: <u>10787418</u>	Contractor: YES _____ NO <u>X</u>	
Inventor E-Mail Address: <u>Daniel.Yellin@intel.com</u>			
Home Address: <u>71 Herzl Street</u>			
City <u>Raanana</u>	State _____	Zip _____	Country <u>Israel</u>
*Corporate Level Group (e.g. IABG, NCG, CEG) <u>WCCG</u> Division <u>PCG</u> Subdivision _____			
Supervisor* <u>Doron Rainish</u>	WWID _____	Phone <u>972-3-9207229</u>	M/S: _____

Inventor: <u>Pick</u>	<u>Kobay</u>		
Last Name	First Name		
Phone <u>972-3-9207391</u>	M/S: _____	Fax # <u>972-3-9207509</u>	
Citizenship: <u>Israeli</u>	WWID: <u>10787290</u>	Contractor: YES _____ NO <u>X</u>	
Inventor E-Mail Address: <u>Kobay.Pick@intel.com</u>			
Home Address: <u>43/2 Emeq Hacla Street</u>			
City <u>Modin</u>	State _____	Zip <u>71700</u>	Country <u>Israel</u>
*Corporate Level Group (e.g. IABG, NCG, CEG) <u>WCCG</u> Division <u>PCG</u> Subdivision _____			
Supervisor* <u>Daniel Yellin</u>	WWID <u>10787418</u>	Phone <u>972-3-9207187</u>	M/S: _____

*If you are unsure of this information, please discuss with your manager.

(PROVIDE SAME INFORMATION AS ABOVE FOR EACH ADDITIONAL INVENTOR)

- Title of Invention: Apparatus and Method to Design Digital Pre-Filter for Sigma-Delta Fractional-N Modulator.
- What technology/product/process (code name) does it relate to (be specific if you can):
3-Point, Millerbrook, Ahwatukee.
- Include several key words to describe the technology area of the invention in addition to # 3 above: Polar 8PSK/GMSK Modulator, Sigma Delta Converter, Fractional-N PLL.
- Stage of development (i.e. % complete, simulations done, test chips if any, etc.): 70 % complete.
- (a) Has a description of your invention been, or will it shortly be, published outside Intel:
NO: X YES: _____ If YES, was the manuscript submitted for pre-publication approval? _____
IDENTIFY THE PUBLICATION AND THE DATE PUBLISHED: _____
- (b) Has your invention been used/sold or planned to be used/sold by Intel or others?
NO: _____ YES: X DATE WAS OR WILL BE SOLD: According to 3-Point, Millerbrook, Ahwatukee school/idea

- (c) Does this invention relate to technology that is or will be covered by a SIG (special interest group)/standard/ or specification?
NO: X YES: _____ Name of SIG/Standard/Specification: _____
- (d) If the invention is embodied in a semiconductor device, actual or anticipated date of tapeout? According to 3-Point, Miller Creek, Ahwatukee schedules
- (e) If the invention is software, actual or anticipated date of any beta tests outside Intel _____
7. Was the invention conceived or constructed in collaboration with anyone other than an Intel blue badge employee or in performance of a project involving entities other than Intel, e.g. government, other companies, universities or consortia? NO: X YES: _____ Name of individual or entity: _____
8. Is this invention related to any other invention disclosure that you have recently submitted? If so, please give the title and inventors: 1.) _____ 2.) _____

References

- [S1] M. H. Perrott and M. D. Trott, "A Modeling Approach for Σ - Δ Fractional-N Frequency Synthesizers Allowing Straightforward Noise Analysis", *IEEE Journal of Solid-State Circuits*, Vol. 37, pp 1028-1038, August 2002.
- [S2] Patent 6,008,703: M.H. Perrott, "Digital Compensation for Wideband Modulation of Phase-Locked-Loop Frequency Synthesizer".

Background

Fractional N sigma-delta modulation is gaining significant interest in the cellular industry as this is a very cost-effective architecture for the transmission path of digitally modulated signals. In fact, all future GSM/GPRS/EDGE chipsets that we investigated employ this technology (3 different vendors)! The key idea is to employ polar modulation, i.e. to separate the signal into its instantaneous amplitude and phase/frequency components (rather than to the classical I & Q components), and modulate these components independently. While the amplitude path uses some sort of plain AM modulation technique, the phase path uses the PLL as the phase modulator. As explained in [S1]–[S2], the key difficulty with this approach is that the PLL bandwidth must be quite small to allow reasonable operation, much smaller than the actual bandwidth of the Tx signal's instantaneous phase/frequency. Therefore, the solution proposed in [S2] is to use a pre-emphasis filter that will compress those frequency components that would be attenuated by the PLL. This pre-emphasis filter turns out to be a key aspect in the design of this Tx path, yet the proposal in [S2 – e.g. Column 10 lines 6-21: **Error! Reference source not found.** is to employ inverse filtering to the linearized response of the PLL. In this disclosure we address methods and apparatus to design this pre-emphasis better, and possibly to adjust it adaptively. Our approach provides the following advantages:

- Implementation complexity: inverse filtering yields a high-order IIR which suffers from stability problems - whereas with our approach we are able to utilize an FIR which is always stable; and often can be operated at much lower sampling rates and with fewer bits (i.e. smaller word length).
- Calibration mechanisms – conventional practice requires calibration mechanisms in order to very accurately calibrate the PLL to the pre-defined pre-emphasis filters, whereas with our approach it is possible to avoid these calibration mechanisms and adjust the digital pre-filter to match the analog PLL (and not vice-versa). This is impossible to achieve with the conventional practice because of the need to guarantee stability of the IIR pre-filter (without calibration, some PLL's will simply not generate stable inverse filters).
- FIR pre-filtering lends itself naturally into an adaptive mechanism that can be used to track voltage/temperature/aging, etc., variations of the PLL, and again simplify and improve the design.
- Rather than just invert the PLL's transfer function, with our approach it is possible to take the PLL impairments (e.g. phase noise) into account and design the pre-filter (we may choose to design either an FIR or an IIR) under various optimization criteria (e.g. spectral cleanliness at the output) – thus with our approach it is possible to better tolerate the different PLL impairments.

General Description

A general block diagram of the system is presented in Figure 1:




Figure 1: Fractional-N SD Modulator Block Diagram

As explained above, this patent application is about designing the pre-filter "C". In order that the instantaneous signal (w), be transferred to the VCO input (y) with minimal distortion, the overall response from w to y should be close to flat. In order to decide what is the optimal pre-filter to use, one often takes the following steps:

1. Build a linear model for the PLL of Figure 1 (e.g. according to [1]), and calculate the transfer function from x to y in Figure 1. Denote this transfer function by $H(w)$.
2. Design a pre-filter such that the overall response from w to y will be flat in the desired frequency range, and low pass in nature above those frequencies (the reason for the low-pass nature is for the purpose of attenuating the quantization noise generated by the Sigma-Delta block).

The conventional practice is simply to choose

$$C(w) = H(w)^{-1}$$

which yields a complex IIR filter and often requires adding poles/zeros to $C(w)$ to guarantee its low-pass nature above a certain frequency (there is no point to invert the PLL response in those region where there is no significant frequency component of the Tx signal) and/or to stabilize $C(w)$ [S2]. Note that this inverse filtering is quite problematic, as $H(w)$ is very narrow-band, hence its inverse is a filter with extremely large gain.

Batch (off-line) processing

Our proposal for off-line processing composes of the following steps.

1. Build a linear model for the PLL (e.g. according to [S1]).
2. Add the various impairments, e.g. phase noises, of the different PLL components (Optional step).
3. Decide on a topology for C (e.g. an FIR of order p , an IIR of orders (p,q) , etc).
4. Calculate $C(w)$ to minimize a pre-defined cost-function so that the overall cost is minimized, i.e.

$$C(w) = \text{ArgMin}_{C(w)} \{ \text{Cost}(W, Y) \}$$

In one embodiment, the cost could be the mean square error (MSE), i.e.

$$\text{Cost}(W, Y) = E \{ |W(t) - Y(t)|^2 \}$$

or a weighted MSE in the frequency domain (e.g. to give more weight to those frequencies where spectral cleanliness is more important),

$$Cost(W, Y) = E \left[\int P(w) |W(w) - Y(w)|^2 dw \right]$$

where $P(w)$ is a user-defined, positive, weight function.

It should be noted that these particular costs can be easily minimized using equalization theory, as is detailed in the Appendix. In other embodiments, other cost functions may be utilized e.g. those that measure spectral cleanliness of the overall Tx signal. We note that for the particular MSE cost functions, Step 2 above is redundant when all impairments can be represented as additive noise terms, as different choices of $C(w)$ will not affect that total contribution of these additive impairments to the MSE or weighted MSE cost.

If the pre-filter is chosen to be an FIR, then it avoids all stability problems (that are encountered with an IIR implementation) that often also influence the fixed-point arithmetic involved (i.e. FIR often requires fewer bits).

Also, since we can easily re-calculate the FIR per any value of the PLL parameters (and its stability is guaranteed), it may avoid the need for calibration mechanisms, while with the IIR approach it is common that people need to "hand-craft" an IIR to a specific setting [S2] – hence the PLL should be calibrated to that specific setting.

Adaptive (on-line) processing

There are numerous approaches that can be followed here, they all require some sort of feedback from the VCO input, output (or further away e.g. the antenna) to close the loop. Then, a variety of methods similar to adaptive equalization techniques could be employed. Below is one preferred embodiment. As can be seen, the VCO input and the




Figure 2: Adaptive Pre-Filtering approach - one embodiment

As can be seen, the input to the pre-emphasis filter is compared to the VCO input (after digitization), and accordingly the pre-filter is adapted. Thus, any impairments, offsets, drifts, etc of the analog portion of the PLL would drive the pre-filter values to that setting value that minimizes the pre-specified adaptive mechanism cost function (again an MSE cost could be one option). Hence potentially avoiding the need for complex analog measurement & calibration mechanisms, as any variations would be compensated for by the adaptive algorithm.

Appendix

Linear Model for the System

We will make the linear approximation to the system in the phase domain. The system include several elements that are non-linear:

1. Phase detector.
 2. Frequency divider.
- The phase detector could be approximated for small phase differences (when the loop is "locked"), simply by the phase difference between the reference signal and the divider output.
 - The frequency divider linear model could be derived using the following steps:
 - The division $x(t)/N(t)$ could be broken by the Taylor series approximation into:
 - $x(t)/(N_{nominal} + dN(t)) = -x(t)/N_{nominal}(1 - dN(t))$ which replaces division by multiplication.
 - Further approximation could be made to achieve full linearization.

The result full linear model of Figure 1 is presented in the following figure:




Figure 3: Linearized PLL Block Diagram

The transfer function from x to y is:

$$\frac{Y(s)}{X(s)} = \frac{(K_v / N) \cdot H(s) / s}{1 + (K_v / N) \cdot H(s) / s}$$

Equation 1

Pre-Filter Design

In order that no significant frequency and phase distortion will occur, the overall transfer function from w to y should be of 0 dB gain up to frequency f_0 , and linear phase in that range. In order for the above condition to happen, we need that transfer function from w to x up to f_0 to be:

$$\frac{X(s)}{W(s)} = \frac{1 + (K_v / N) \cdot H(s) / s}{(K_v / N) \cdot H(s) / s}, s = j \cdot 2 \cdot \pi \cdot f, f < f_0$$

Equation 2

If we implement is in a straightforward manner as the inverse IIR to $Y(s)/X(s)$, we will run into the following problems:

- The inverse IIR forces adding zeros and poles in order to stabilize the pre-filter.
- The pre-filter frequency response at frequencies above f_0 should have low pass nature, and should decline as fast as possible in order not to force the Sigma Delta to be in saturation, and not to increase the quantization noise, as a result of that, additional poles or filter that will attenuate the frequencies above f_0 .

- The order of the pre-filter could not be a design parameter, but should have a one to one relation to the order of the closed loop transfer function.
- Another aspect of the problem is that we want to reduce the sampling rate of the pre-filter as much as possible from current consumption aspects.

As a result from the above reasons we applied a FIR MMSE equalizer, that its fundamentals are taken from the communication theory. We will now derive the MMSE equalizer for the above problem. The system model is described in the following figure:




Figure 4: Equalizer Block Diagram

Where:

w – the input signal.

w_hut – the restored input signal.

h – is the impulse response of $STF(z)$

$STF(z) = Y(z)/X(z)$ as the Bi-Linear transform of $Y(s)/X(s)$

n_AWGN – is additive white Gaussian noise.

g – is the shaping filter of the noise.

c – the desired equalizer FIR filter.

Our aim is to find a FIR filter C , that will minimize the mean square error that is defined as:

$$e = w(n) - \hat{w}(n)$$

Equation 3

Where:

$$\hat{w}(n) = \bar{C}^H \cdot \bar{V}$$

$$\bar{V} = H \cdot \bar{W} + \bar{N}$$

$$H = \begin{bmatrix} h(M+L) & h(L) & h(-M+L) \\ h(M) & h(0) & h(-M) \\ h(M-L) & h(n-(L-1)) & h(-M-L) \end{bmatrix}_{(2 \cdot L+1) \times (2 \cdot M+1)}$$

$$\bar{W} = \begin{bmatrix} w(n-M) \\ w(n) \\ w(n+M) \end{bmatrix}_{(2 \cdot M+1) \times 1}$$

$$\bar{N} = \begin{bmatrix} n(n+L) \\ n(n) \\ n(n-L) \end{bmatrix}_{(2 \cdot L+1) \times 1}$$

Equation 4

Where:

$2kM+1$ – is assumed to be the impulse response of $STP(z)$ length.

$2L+1$ – is assumed to be the equalizer length.

N – is the AWGN noise after passing it through filter g . g is selected to be a high pass filter with cutoff above f_0 , so that the equalizer response at high frequencies will be attenuated.

We make the following assumptions:

1. From the no correlation between the error and the observations: $E\{e(n) \cdot \bar{V}^H\} = 0$.
2. $E\{w(n) \cdot n(n+k)^*\} = 0, \forall k$
3. $E\{w(n) \cdot w(n+k)^*\} = \begin{cases} \sigma_w^2, k=0 \\ 0, k \neq 0 \end{cases}$
4. $E\{n(n) \cdot n(n+k)^*\} = \begin{cases} \sigma_n^2, k=0 \\ 0, k \neq 0 \end{cases}$

From assumption 1 it follows that:

$$E\{w(n) \cdot \bar{V}^H\} = E\{\hat{w}(n) \cdot \bar{V}^H\}$$

Equation 5

After substitution of Equation 4 into Equation 5 we get:

$$\begin{aligned} E\{\hat{w}(n) \cdot \bar{V}^H\} &= \bar{C}^H \cdot E\{\bar{V} \cdot \bar{V}^H\} = \bar{C}^H \cdot E\{(H \cdot \bar{V} + \bar{N}) \cdot (\bar{V}^H \cdot H^H + \bar{N}^H)\} = \\ &= \bar{C}^H \cdot [E\{H \cdot \bar{V} \cdot \bar{V}^H \cdot H^H\} + E\{\bar{N} \cdot \bar{N}^H\}] = \bar{C}^H \cdot [H \cdot H^H \cdot \sigma_w^2 + G \cdot G^H \cdot \sigma_n^2] \\ \sigma_w^2 &= E\{w(n)^2\} \\ \sigma_n^2 &= E\{n_{AWGN}(n)^2\} \end{aligned}$$

Equation 6

Where:

G is defined in a similar manner to H with g .

$$E\{w(n) \cdot \bar{V}^H\} = \sigma_w^2 \cdot [h(L) \quad h(0) \quad h(-L)]$$

Equation 7

From Equation 6 Equation 7 and Equation 5, and after applying the Hermit operator we get the MMSE solution to be:

$$\bar{C} = R_{vv}^{-1} \cdot \bar{R}_{vn} = [H \cdot H^H \cdot \sigma_w^2 + G \cdot G^H \cdot \sigma_n^2]^{-1} \cdot \begin{bmatrix} h(L) \\ \vdots \\ h(0) \\ \vdots \\ h(-L) \end{bmatrix} \cdot \sigma_w^2$$

Equation 8

Note that it is also possible to calculate empirically.

One Possible Embodiment

One possible embodiment of the invention is as 8PSK / GMSK modulator for the Edge standard. Figure 5 presents a polar modulation loop that employ Fractional-N Sigma Delta modulator at the phase path. The symbols generator generates the baseband Edge symbols. The Amplitude Phase Splitter, splits the baseband symbols to amplitude and phase paths. The phase path symbols are differentiated to produce the frequency symbols. The frequency symbols are divided by the reference frequency to produce the desired division ratio of the instantaneous frequency. The instantaneous frequency division ratio is passed through the pre-filter, and then to the Sigma Delta converter. The output of the sigma delta is added to the carrier division ratio and passed ad the division ratio series to the PLL. The Fractional-N PLL modulates the phase to carrier frequency. The phase at the carrier frequency is fed into the PA that its gain is controlled by the output from the phase path, to produce the RF signal.




Figure 5: Polar Modulator for Edge Block Diagram

Components

The invention includes the following components (relates to Figure 1, Figure 3 and Figure 4):

- Linearized PLL model.
- PLL closed loop transfer function.
- Noise shaping filter.
- MMSE equalizer.

Linearized PLL Model

The linearized PLL model is described in detail in the section Linear Model for the System, and in Figure 3. In general it is used to calculate the PLL closed loop transfer function that will enable calculating the desired pre-filter.

PLL Closed Loop Transfer Function

The PLL closed loop transfer function calculation is described in details in the section Linear Model for the System, and in Figure 3. In general it is used to calculate the desired pre-filter that will cause the overall response of the instantaneous frequency to be flat in the desired range of frequencies.

Noise Shaping Filter

The noise shaping filter is described in detail in the section Pre-Filter Design and in Figure 4. In general it is used to shape a high pass noise for frequencies above f_0 , so that the MMSE equalizer response will be flat for frequencies below f_0 and low pass in nature for frequencies above f_0 .

MMSE Equalizer

The MMSE equalizer is described in detail in the section Pre-Filter Design and in Figure 4. In general it used to design a FIR filter that will cause the overall response to be flat for frequencies below f_0 and low pass in nature for frequencies above f_0 .

DATE: _____ SUPERVISOR: _____

BY THIS SIGNING, I (SUPERVISOR) ACKNOWLEDGE THAT I HAVE READ AND UNDERSTAND THIS
DISCLOSURE, AND RECOMMEND THAT THE HONORARIUM BE PAID

This collection of information is required by 37 CFR 1.158(e). The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.111 and 1.141. This collection is expected to take 6 minutes to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.

If you need assistance in completing the form, call 1-800-PTD-9199 and select option 2.

Electronic Patent Application Fee Transmittal

Application Number:	10734117			
Filing Date:	15-Dec-2003			
Title of Invention:	Filter for a modulator and methods thereof			
First Named Inventor/Applicant Name:	Daniel Yellin			
Filer:	Kevin T. LeMond/Enoy Lawless			
Attorney Docket Number:	MP1493 151668			
Filed as Large Entity				
Utility Filing Fees				
Description	Fee Code	Quantity	Amount	Sub-Total in USD(\$)
Basic Filing:				
Pages:				
Claims:				
Miscellaneous-Filing:				
Petition:				
Patent-Appeals-and-Interference:				
Post-Allowance-and-Post-Issuance:				
Extension-of-Time:				
Extension - 3 months with \$0 paid	1253	1	1050	1050

Description	Fee Code	Quantity	Amount	Sub-Total in USD(\$)
Miscellaneous:				
Total in USD (\$)				1050

Exhibit C

INTEL U.S. PATENT APPLICATION FILE REQUEST FORM

CONFIDENTIAL

COMPLETE AND RETURN FORM TO INTEL PATENT DATABASE GROUP WITHIN 2 DAYS.

Date Opened: 07/14/2003

Return File To: EPL&C

TO BE FILED BY EPL&C

Matter #: P17450

Intel Grp Atty: KMS/INTEL Work Atty: EPL&C

Matter Status: IN PROCESS

TYPE OF INTEL PATENT APPLICATION FILE

*Patent: Utility Design Reissue Reexam CPA (X) CIP (X) Divisional (D)

Title of File: APPARATUS AND METHOD TO DESIGN DIGITAL PRE-FILTER FOR SIGMA-DELTA FRACTIONAL-N MODULATOR

INTEL DISCLOSURE AND FOREIGN FILING INFORMATION

*Disclosure number(s): 30537

*Product/Process: 3-POINT, MILLER CREEK, AHWAUKEE

Intel Committee: WIRELESS COMMUNICATIONS & CO

Intel Group: WCCG

Intel Division: PCG

Foreign Filing: SELECTED

Direct: TW; MY

National Phase: PCT; DE; GB; HK; NL; CN

Notes: P17450 (30537) OPENED AND ASSIGNED TO EPL&C PER CASE ASSIGNMENTS FROM JB 7/10/03 -CP.

INTEL ABSTRACT CODES (Check One or More)

PROCESS (C1)	(C1A)	State Input/Output Device	(C5B)	General Circuit	(C1H)
Memory	(C1B)	Processor/Control Interface	(C5C)	Parallels	(C1I)
CMOS	(C1C)	Address/Multiplex Units	(C5D)	ROM	(C1J)
Contacts	(C1D)	Interface	(C5E)	Timing Clocks	(C1K)
Flash	(C1E)	Video/Graphics	(C5F)	Power/Regulation	(C1L)
SRAM and SDRAM	(C1F)	Cell/Memory/Storage	(C5G)	Interface	(C1M)
Global element	(C1G)	Memory/Virtual Memory	(C5H)	Video	(C1N)
Reference/Reference	(C1H)	Memory Management	(C5I)	Compressed/Decompression	(C1O)
SRAM/DRAM	(C1I)	Protection/Interface	(C5J)	Visual/Spatial/Scale (C2)	(C1P)
Antisense/Feeding	(C1J)	Interrupt/Event, Decoding	(C5K)	Algorithm	(C2A)
Switching/Transduction	(C1K)	Memory/Storage/Queueing	(C5L)	System	(C2B)
Input	(C1L)	Management/Control	(C5M)	Signal	(C2C)
Polysilicon	(C1M)	Control/Protection	(C5N)	Optics	(C2D)
Transistor	(C1N)	Clamping/Clock Generation	(C5O)	3D	(C2E)
Masking/Isolation	(C1O)	Clock Multiplication	(C5P)	Display	(C2F)
Deposition	(C1P)	Addressing/Interfacing	(C5Q)	Test Equipment	(C2G)
Impression	(C1Q)	Modem	(C5R)	Graphics Device	(C2H)
DRAMs (C2)	(C2A)	Vector Processing	(C5S)	Video Transmission	(C2I)
SRAMs (C2)	(C2B)	Registers/File/State	(C5T)	Communication	(C2J)
SRAMs (C2)	(C2C)	Multi-Processing/Unit	(C5U)	Software (C3)	(C2K)
SRAMs (C2)	(C2D)	Multi-Tasking/Thread	(C5V)	Graphics	(C2L)
SRAMs (C2)	(C2E)	Outgoing	(C5W)	Audio	(C2M)
SRAMs (C2)	(C2F)	Program/Program Control	(C5X)	Computer	(C2N)
SRAMs (C2)	(C2G)	Memory/Status/Feeds	(C5Y)	Operating System	(C2O)
SRAMs (C2)	(C2H)	Engines	(C5Z)	Device	(C2P)
SRAMs (C2)	(C2I)	Redundancy	(C6A)	Other	(C2Q)
SRAMs (C2)	(C2J)	Redundancy	(C6B)	ML (C7)	(C2R)
SRAMs (C2)	(C2K)	Redundancy	(C6C)	Micro/WW Applications	(C2S)
SRAMs (C2)	(C2L)	Redundancy	(C6D)	Micro Applications	(C2T)
SRAMs (C2)	(C2M)	Redundancy	(C6E)	User Interface Consumer	(C2U)
SRAMs (C2)	(C2N)	Redundancy	(C6F)	Application Parallel	(C2V)
SRAMs (C2)	(C2O)	Redundancy	(C6G)	Compress	(C2W)
SRAMs (C2)	(C2P)	Redundancy	(C6H)	Compress (C8)	(C2X)
SRAMs (C2)	(C2Q)	Redundancy	(C6I)	Image Compress	(C2Y)
SRAMs (C2)	(C2R)	Redundancy	(C6J)	Image Compress	(C2Z)
SRAMs (C2)	(C2S)	Redundancy	(C6K)	Image Compress	(C3A)
SRAMs (C2)	(C2T)	Redundancy	(C6L)	Image Compress	(C3B)
SRAMs (C2)	(C2U)	Redundancy	(C6M)	Image Compress	(C3C)
SRAMs (C2)	(C2V)	Redundancy	(C6N)	Image Compress	(C3D)
SRAMs (C2)	(C2W)	Redundancy	(C6O)	Image Compress	(C3E)
SRAMs (C2)	(C2X)	Redundancy	(C6P)	Image Compress	(C3F)
SRAMs (C2)	(C2Y)	Redundancy	(C6Q)	Image Compress	(C3G)
SRAMs (C2)	(C2Z)	Redundancy	(C6R)	Image Compress	(C3H)
SRAMs (C2)	(C3A)	Redundancy	(C6S)	Image Compress	(C3I)
SRAMs (C2)	(C3B)	Redundancy	(C6T)	Image Compress	(C3J)
SRAMs (C2)	(C3C)	Redundancy	(C6U)	Image Compress	(C3K)
SRAMs (C2)	(C3D)	Redundancy	(C6V)	Image Compress	(C3L)
SRAMs (C2)	(C3E)	Redundancy	(C6W)	Image Compress	(C3M)
SRAMs (C2)	(C3F)	Redundancy	(C6X)	Image Compress	(C3N)
SRAMs (C2)	(C3G)	Redundancy	(C6Y)	Image Compress	(C3O)
SRAMs (C2)	(C3H)	Redundancy	(C6Z)	Image Compress	(C3P)
SRAMs (C2)	(C3I)	Redundancy	(C7A)	Image Compress	(C3Q)
SRAMs (C2)	(C3J)	Redundancy	(C7B)	Image Compress	(C3R)
SRAMs (C2)	(C3K)	Redundancy	(C7C)	Image Compress	(C3S)
SRAMs (C2)	(C3L)	Redundancy	(C7D)	Image Compress	(C3T)
SRAMs (C2)	(C3M)	Redundancy	(C7E)	Image Compress	(C3U)
SRAMs (C2)	(C3N)	Redundancy	(C7F)	Image Compress	(C3V)
SRAMs (C2)	(C3O)	Redundancy	(C7G)	Image Compress	(C3W)
SRAMs (C2)	(C3P)	Redundancy	(C7H)	Image Compress	(C3X)
SRAMs (C2)	(C3Q)	Redundancy	(C7I)	Image Compress	(C3Y)
SRAMs (C2)	(C3R)	Redundancy	(C7J)	Image Compress	(C3Z)
SRAMs (C2)	(C3S)	Redundancy	(C7K)	Image Compress	(C4A)
SRAMs (C2)	(C3T)	Redundancy	(C7L)	Image Compress	(C4B)
SRAMs (C2)	(C3U)	Redundancy	(C7M)	Image Compress	(C4C)
SRAMs (C2)	(C3V)	Redundancy	(C7N)	Image Compress	(C4D)
SRAMs (C2)	(C3W)	Redundancy	(C7O)	Image Compress	(C4E)
SRAMs (C2)	(C3X)	Redundancy	(C7P)	Image Compress	(C4F)
SRAMs (C2)	(C3Y)	Redundancy	(C7Q)	Image Compress	(C4G)
SRAMs (C2)	(C3Z)	Redundancy	(C7R)	Image Compress	(C4H)
SRAMs (C2)	(C4A)	Redundancy	(C7S)	Image Compress	(C4I)
SRAMs (C2)	(C4B)	Redundancy	(C7T)	Image Compress	(C4J)
SRAMs (C2)	(C4C)	Redundancy	(C7U)	Image Compress	(C4K)
SRAMs (C2)	(C4D)	Redundancy	(C7V)	Image Compress	(C4L)
SRAMs (C2)	(C4E)	Redundancy	(C7W)	Image Compress	(C4M)
SRAMs (C2)	(C4F)	Redundancy	(C7X)	Image Compress	(C4N)
SRAMs (C2)	(C4G)	Redundancy	(C7Y)	Image Compress	(C4O)
SRAMs (C2)	(C4H)	Redundancy	(C7Z)	Image Compress	(C4P)
SRAMs (C2)	(C4I)	Redundancy	(C8A)	Image Compress	(C4Q)
SRAMs (C2)	(C4J)	Redundancy	(C8B)	Image Compress	(C4R)
SRAMs (C2)	(C4K)	Redundancy	(C8C)	Image Compress	(C4S)
SRAMs (C2)	(C4L)	Redundancy	(C8D)	Image Compress	(C4T)
SRAMs (C2)	(C4M)	Redundancy	(C8E)	Image Compress	(C4U)
SRAMs (C2)	(C4N)	Redundancy	(C8F)	Image Compress	(C4V)
SRAMs (C2)	(C4O)	Redundancy	(C8G)	Image Compress	(C4W)
SRAMs (C2)	(C4P)	Redundancy	(C8H)	Image Compress	(C4X)
SRAMs (C2)	(C4Q)	Redundancy	(C8I)	Image Compress	(C4Y)
SRAMs (C2)	(C4R)	Redundancy	(C8J)	Image Compress	(C4Z)
SRAMs (C2)	(C4S)	Redundancy	(C8K)	Image Compress	(C5A)
SRAMs (C2)	(C4T)	Redundancy	(C8L)	Image Compress	(C5B)
SRAMs (C2)	(C4U)	Redundancy	(C8M)	Image Compress	(C5C)
SRAMs (C2)	(C4V)	Redundancy	(C8N)	Image Compress	(C5D)
SRAMs (C2)	(C4W)	Redundancy	(C8O)	Image Compress	(C5E)
SRAMs (C2)	(C4X)	Redundancy	(C8P)	Image Compress	(C5F)
SRAMs (C2)	(C4Y)	Redundancy	(C8Q)	Image Compress	(C5G)
SRAMs (C2)	(C4Z)	Redundancy	(C8R)	Image Compress	(C5H)
SRAMs (C2)	(C5A)	Redundancy	(C8S)	Image Compress	(C5I)
SRAMs (C2)	(C5B)	Redundancy	(C8T)	Image Compress	(C5J)
SRAMs (C2)	(C5C)	Redundancy	(C8U)	Image Compress	(C5K)
SRAMs (C2)	(C5D)	Redundancy	(C8V)	Image Compress	(C5L)
SRAMs (C2)	(C5E)	Redundancy	(C8W)	Image Compress	(C5M)
SRAMs (C2)	(C5F)	Redundancy	(C8X)	Image Compress	(C5N)
SRAMs (C2)	(C5G)	Redundancy	(C8Y)	Image Compress	(C5O)
SRAMs (C2)	(C5H)	Redundancy	(C8Z)	Image Compress	(C5P)
SRAMs (C2)	(C5I)	Redundancy	(C9A)	Image Compress	(C5Q)
SRAMs (C2)	(C5J)	Redundancy	(C9B)	Image Compress	(C5R)
SRAMs (C2)	(C5K)	Redundancy	(C9C)	Image Compress	(C5S)
SRAMs (C2)	(C5L)	Redundancy	(C9D)	Image Compress	(C5T)
SRAMs (C2)	(C5M)	Redundancy	(C9E)	Image Compress	(C5U)
SRAMs (C2)	(C5N)	Redundancy	(C9F)	Image Compress	(C5V)
SRAMs (C2)	(C5O)	Redundancy	(C9G)	Image Compress	(C5W)
SRAMs (C2)	(C5P)	Redundancy	(C9H)	Image Compress	(C5X)
SRAMs (C2)	(C5Q)	Redundancy	(C9I)	Image Compress	(C5Y)
SRAMs (C2)	(C5R)	Redundancy	(C9J)	Image Compress	(C5Z)
SRAMs (C2)	(C5S)	Redundancy	(C9K)	Image Compress	(C6A)
SRAMs (C2)	(C5T)	Redundancy	(C9L)	Image Compress	(C6B)
SRAMs (C2)	(C5U)	Redundancy	(C9M)	Image Compress	(C6C)
SRAMs (C2)	(C5V)	Redundancy	(C9N)	Image Compress	(C6D)
SRAMs (C2)	(C5W)	Redundancy	(C9O)	Image Compress	(C6E)
SRAMs (C2)	(C5X)	Redundancy	(C9P)	Image Compress	(C6F)
SRAMs (C2)	(C5Y)	Redundancy	(C9Q)	Image Compress	(C6G)
SRAMs (C2)	(C5Z)	Redundancy	(C9R)	Image Compress	(C6H)
SRAMs (C2)	(C6A)	Redundancy	(C9S)	Image Compress	(C6I)
SRAMs (C2)	(C6B)	Redundancy	(C9T)	Image Compress	(C6J)
SRAMs (C2)	(C6C)	Redundancy	(C9U)	Image Compress	(C6K)
SRAMs (C2)	(C6D)	Redundancy	(C9V)	Image Compress	(C6L)
SRAMs (C2)	(C6E)	Redundancy	(C9W)	Image Compress	(C6M)
SRAMs (C2)	(C6F)	Redundancy	(C9X)	Image Compress	(C6N)
SRAMs (C2)	(C6G)	Redundancy	(C9Y)	Image Compress	(C6O)
SRAMs (C2)	(C6H)	Redundancy	(C9Z)	Image Compress	(C6P)
SRAMs (C2)	(C6I)	Redundancy	(CA0)	Image Compress	(C6Q)
SRAMs (C2)	(C6J)	Redundancy	(CA1)	Image Compress	(C6R)
SRAMs (C2)	(C6K)	Redundancy	(CA2)	Image Compress	(C6S)
SRAMs (C2)	(C6L)	Redundancy	(CA3)	Image Compress	(C6T)
SRAMs (C2)	(C6M)	Redundancy	(CA4)	Image Compress	(C6U)
SRAMs (C2)	(C6N)	Redundancy	(CA5)	Image Compress	(C6V)
SRAMs (C2)	(C6O)	Redundancy	(CA6)	Image Compress	(C6W)
SRAMs (C2)	(C6P)	Redundancy	(CA7)	Image Compress	(C6X)
SRAMs (C2)	(C6Q)	Redundancy	(CA8)	Image Compress	(C6Y)
SRAMs (C2)	(C6R)	Redundancy	(CA9)	Image Compress	(C6Z)
SRAMs (C2)	(C6S)	Redundancy	(CA0)	Image Compress	(C7A)
SRAMs (C2)	(C6T)	Redundancy	(CA1)	Image Compress	(C7B)
SRAMs (C2)	(C6U)	Redundancy	(CA2)	Image Compress	(C7C)
SRAMs (C2)	(C6V)	Redundancy	(CA3)	Image Compress	(C7D)
SRAMs (C2)	(C6W)	Redundancy	(CA4)	Image Compress	(C7E)
SRAMs (C2)	(C6X)	Redundancy	(CA5)	Image Compress	(C7F)
SRAMs (C2)	(C6Y)	Redundancy	(CA6)	Image Compress	(C7G)
SRAMs (C2)	(C6Z)	Redundancy	(CA7)	Image Compress	(C7H)
SRAMs (C2)	(C7A)	Redundancy	(CA8)	Image Compress	(C7I)
SRAMs (C2)	(C7B)	Redundancy	(CA9)	Image Compress	(C7J)
SRAMs (C2)	(C7C)	Redundancy	(CA0)	Image Compress	(C7K)
SRAMs (C2)	(C7D)	Redundancy	(CA1)	Image Compress	(C7L)
SRAMs (C2)	(C7E)	Redundancy	(CA2)	Image Compress	(C7M)
SRAMs (C2)	(C7F)	Redundancy	(CA3)	Image Compress	(C7N)
SRAMs (C2)	(C7G)	Redundancy	(CA4)	Image Compress	(C7O)
SRAMs (C2)	(C7H)	Redundancy	(CA5)	Image Compress	(C7P)
SRAMs (C2)	(C7I)	Redundancy	(CA6)	Image Compress	(C7Q)
SRAMs (C2)	(C7J)	Redundancy	(CA7)	Image Compress	(C7R)
SRAMs (C2)	(C7K)	Redundancy	(CA8)	Image Compress	(C7S)
SRAMs (C2)	(C7L)	Redundancy	(CA9)	Image Compress	(C7T)
SRAMs (C2)	(C7M)	Redundancy	(CA0)	Image Compress	(C7U)
SRAMs (C2)	(C7N)	Redundancy	(CA1)	Image Compress	(C7V)
SRAMs (C2)	(C7O)	Redundancy	(CA2)	Image Compress	(C7W)
SRAMs (C2)	(C7P)	Redundancy	(CA3)	Image Compress	(C7X)
SRAMs (C2)	(C7Q)	Redundancy	(CA4)	Image Compress	(C7Y)
SRAMs (C2)	(C7R)	Redundancy	(CA5)	Image Compress	(C7Z)
SRAMs (C2)	(C7S)	Redundancy	(CA6)	Image Compress	(C8A)
SRAMs (C2)	(C7T)	Redundancy	(CA7)	Image Compress	(C8B)
SRAMs (C2)	(C7U)	Redundancy	(CA8)	Image Compress	(C8C)
SRAMs (C2)	(C7V)	Redundancy	(CA9)	Image Compress	(C8D)
SRAMs (C2)	(C7W)	Redundancy	(CA0)	Image Compress	(C8E)
SRAMs (C2)	(C7X)	Redundancy	(CA1)	Image Compress	(C8F)
SRAMs (C2)	(C7Y)	Redundancy	(CA2)	Image Compress	(C8G)
SRAMs (C2)	(C7Z)	Redundancy	(CA3)	Image Compress	(C8H)
SRAMs (C2)	(C8A)	Redundancy	(CA4)	Image Compress	(C8I)
SRAMs (C2)	(C8B)	Redundancy	(CA5)	Image Compress	(C8J)
SRAMs (C2)	(C8C)	Redundancy	(CA6)	Image Compress	(C8K)
SRAMs (C2)	(C8D)	Redundancy	(CA7)	Image Compress	(C8L)
SRAMs (C2)	(C8E)	Redundancy	(CA8)	Image Compress	(C8M)
SRAMs (C2)	(C8F)	Redundancy	(CA9)	Image Compress	(C8N)
SRAMs (C2)	(C8G)	Redundancy	(CA0)	Image Compress	(C8O)
SRAMs (C2)	(C8H)	Redundancy	(CA1)	Image Compress	(C8P)
SRAMs (C2)	(C8I)	Redundancy	(CA2)	Image Compress	(C8Q)
SRAMs (C2)	(C8J)	Redundancy	(CA3)	Image Compress	(C8R)
SRAMs (C2)	(C8K)	Redundancy	(CA4)	Image Compress	(C8S)
SRAMs (C2)	(C8L)	Redundancy	(CA5)	Image Compress	(C8T)
SRAMs (C2)	(C8M)	Redundancy	(CA6)	Image Compress	(C8U)
SRAMs (C2)	(C8N)	Redundancy	(CA7)	Image Compress	(C8V)
SRAMs (C2)	(C8O)	Redundancy	(CA8)	Image Compress	(C8W)
SRAMs (C2)	(C8P)	Redundancy	(CA9)	Image Compress	(C8X)
SRAMs (C2)	(C8Q)	Redundancy	(CA0)	Image Compress	(C8Y)
SRAMs (C2)	(C8R)	Redundancy	(CA1)	Image Compress	(C8Z)
SRAMs (C2)	(C8S)	Redundancy	(CA2)	Image Compress	(C9A)
SRAMs (C2)	(C8T)	Redundancy	(CA3)	Image Compress	(C9B)
SRAMs (C2)	(C8U)	Redundancy	(CA4)	Image Compress	(C9C)
SRAMs (C2)	(C8V)	Redundancy	(CA5)	Image Compress	(C9D)
SRAMs (C2)	(C8W)	Redundancy	(CA6)	Image Compress	(C9E)
SRAMs (C2)	(C8X)	Redundancy	(CA7)	Image Compress	(C9F)
SRAMs (C2)	(C8Y)	Redundancy	(CA8)	Image Compress	(C9G)</

INTEL U.S. PATENT APPLICATION FILE REQUEST FORM

CONFIDENTIAL

COMPLETE AND RETURN FORM TO INTEL PATENT DATABASE GROUP WITHIN 2 DAYS.

Date Opened: 07/14/2003

Return File To: EPL&C

TO BE FILED BY **EPL&C**

Matter #: P17450

Intel Grp Atty: KMS/INTEL Work Atty: EPL&C

Matter Status: IN PROCESS

TYPE OF INTEL PATENT APPLICATION FILE

*Patent: Utility Design Reissue Reexam CPA (C) CIP (X) Divisional (D)

Title of File: APPARATUS AND METHOD TO DESIGN DIGITAL PRE-FILTER FOR SIGMA-DELTA FRACTIONAL-N MODULATORINTEL DISCLOSURE AND FOREIGN FILING INFORMATION

*Disclosure number(s): 30537

*Product/Process: 3-POINT, MILLERCREEK, AHWAUKEE

Intel Committee: WIRELESS COMMUNICATIONS & CO

Intel Group: WCCG

Intel Division: PCG

Foreign Filing: SELECTED

Direct: TW; MY

National Phase: PCT; DE; GB; HK; NL; CN

Netos: P17450, 30537 OPENED AND ASSIGNED TO EPL&C PER CASE ASSIGNMENTS FROM JB 7/10/03 -CP.

"INTEL ABSTRACT CODES (Check One or More)"

PROCESS (C)	(C-A)	Power Input/Output Devices	(C-50)	Revised Circuit	(C-14)
Non-P MOS	(C-B)	Processor/CPUs/Logic	(C-51)	Resonance	(C-15)
Exhaustion	(C-C)	Address/Multiplexer Units	(C-52)	ROM	(C-16)
CMOS	(C-D)	Video/Display	(C-53)	Timing Circuits	(C-17)
Combin	(C-E)	Clock/memory Element	(C-54)	Power/Regulation	(C-18)
Flash	(C-F)	Memory/Storage	(C-55)	Wavelets	(C-19)
Data and SIO	(C-G)	Memory/Storage	(C-56)	PLD	(C-20)
Circuit element	(C-H)	Memory/Storage	(C-57)	Compressio/Decompression	(C-21)
Logic/Combin	(C-I)	Memory/Storage	(C-58)	Visual Display/Graphic (VDS)	(C-22)
ROM/OS	(C-J)	Interconnect, Decoding	(C-59)	Algorithms	(C-23)
Memory/Storage	(C-K)	Memory/Storage	(C-60)	System	(C-24)
Control/Operation	(C-L)	Memory/Storage	(C-61)	Security	(C-25)
Memory	(C-M)	Memory/Storage	(C-62)	Optics	(C-26)
Memory	(C-N)	Memory/Storage	(C-63)	Display	(C-27)
Memory	(C-O)	Memory/Storage	(C-64)	Graphics Device	(C-28)
Memory	(C-P)	Memory/Storage	(C-65)	Test Equipment	(C-29)
Memory	(C-Q)	Memory/Storage	(C-66)	Visual Telecommunication	(C-30)
Memory	(C-R)	Memory/Storage	(C-67)	Communication	(C-31)
Memory	(C-S)	Memory/Storage	(C-68)	Software (L2)	(C-32)
Memory	(C-T)	Memory/Storage	(C-69)	Graphics	(C-33)
Memory	(C-U)	Memory/Storage	(C-70)	Audio	(C-34)
Memory	(C-V)	Memory/Storage	(C-71)	Computer	(C-35)
Memory	(C-W)	Memory/Storage	(C-72)	Operating System	(C-36)
Memory	(C-X)	Memory/Storage	(C-73)	Drivers	(C-37)
Memory	(C-Y)	Memory/Storage	(C-74)	RAID (C27)	(C-38)
Memory	(C-Z)	Memory/Storage	(C-75)	Internet/WWW Applications	(C-39)
Memory	(C-AA)	Memory/Storage	(C-76)	Java Applet	(C-40)
Memory	(C-AB)	Memory/Storage	(C-77)	User Interfaces Consumer	(C-41)
Memory	(C-AC)	Memory/Storage	(C-78)	Application Portable	(C-42)
Memory	(C-AD)	Memory/Storage	(C-79)	Networking	(C-43)
Memory	(C-AE)	Memory/Storage	(C-80)	Complex (C28)	(C-44)
Memory	(C-AF)	Memory/Storage	(C-81)	Java Compilers	(C-45)
Memory	(C-AG)	Memory/Storage	(C-82)	Java Java-Tree	(C-46)
Memory	(C-AH)	Memory/Storage	(C-83)	Java Compilers	(C-47)
Memory	(C-AI)	Memory/Storage	(C-84)	Optimization	(C-48)
Memory	(C-AJ)	Memory/Storage	(C-85)	On-chip (C29)	(C-49)
Memory	(C-AM)	Memory/Storage	(C-86)	New Logic Family	(C-50)
Memory	(C-AN)	Memory/Storage	(C-87)	Data Path	(C-51)
Memory	(C-AO)	Memory/Storage	(C-88)	Database (C28)	(C-52)
Memory	(C-AP)	Memory/Storage	(C-89)	Memory Control	(C-53)
Memory	(C-AQ)	Memory/Storage	(C-90)	Bridge	(C-54)
Memory	(C-AR)	Memory/Storage	(C-91)	Finance Hub	(C-55)
Memory	(C-AS)	Memory/Storage	(C-92)	Design Tools (C21)	(C-56)
Memory	(C-AT)	Memory/Storage	(C-93)	Other	(C-57)
Memory	(C-AU)	Memory/Storage	(C-94)	Layout	(C-58)
Memory	(C-AV)	Memory/Storage	(C-95)	Logic	(C-59)
Memory	(C-AX)	Memory/Storage	(C-96)	Validation/Test	(C-60)
Memory	(C-AY)	Memory/Storage	(C-97)	Low Power	(C-61)
Memory	(C-AZ)	Memory/Storage	(C-98)		
Memory	(C-BA)	Memory/Storage	(C-99)		
Memory	(C-BB)	Memory/Storage	(C-100)		
Memory	(C-BC)	Memory/Storage	(C-101)		
Memory	(C-BD)	Memory/Storage	(C-102)		
Memory	(C-BE)	Memory/Storage	(C-103)		
Memory	(C-BF)	Memory/Storage	(C-104)		
Memory	(C-BG)	Memory/Storage	(C-105)		
Memory	(C-BH)	Memory/Storage	(C-106)		
Memory	(C-BI)	Memory/Storage	(C-107)		
Memory	(C-BJ)	Memory/Storage	(C-108)		
Memory	(C-BK)	Memory/Storage	(C-109)		
Memory	(C-BL)	Memory/Storage	(C-110)		
Memory	(C-BM)	Memory/Storage	(C-111)		
Memory	(C-BN)	Memory/Storage	(C-112)		
Memory	(C-BO)	Memory/Storage	(C-113)		
Memory	(C-BP)	Memory/Storage	(C-114)		
Memory	(C-BQ)	Memory/Storage	(C-115)		
Memory	(C-BR)	Memory/Storage	(C-116)		
Memory	(C-BS)	Memory/Storage	(C-117)		
Memory	(C-BT)	Memory/Storage	(C-118)		
Memory	(C-BU)	Memory/Storage	(C-119)		
Memory	(C-BV)	Memory/Storage	(C-120)		
Memory	(C-BW)	Memory/Storage	(C-121)		
Memory	(C-BX)	Memory/Storage	(C-122)		
Memory	(C-BY)	Memory/Storage	(C-123)		
Memory	(C-BZ)	Memory/Storage	(C-124)		
Memory	(C-CA)	Memory/Storage	(C-125)		
Memory	(C-CB)	Memory/Storage	(C-126)		
Memory	(C-CC)	Memory/Storage	(C-127)		
Memory	(C-CD)	Memory/Storage	(C-128)		
Memory	(C-CE)	Memory/Storage	(C-129)		
Memory	(C-CF)	Memory/Storage	(C-130)		
Memory	(C-CG)	Memory/Storage	(C-131)		
Memory	(C-CH)	Memory/Storage	(C-132)		
Memory	(C-CI)	Memory/Storage	(C-133)		
Memory	(C-CJ)	Memory/Storage	(C-134)		
Memory	(C-CK)	Memory/Storage	(C-135)		
Memory	(C-CL)	Memory/Storage	(C-136)		
Memory	(C-CM)	Memory/Storage	(C-137)		
Memory	(C-CN)	Memory/Storage	(C-138)		
Memory	(C-CO)	Memory/Storage	(C-139)		
Memory	(C-CP)	Memory/Storage	(C-140)		
Memory	(C-CQ)	Memory/Storage	(C-141)		
Memory	(C-CR)	Memory/Storage	(C-142)		
Memory	(C-CS)	Memory/Storage	(C-143)		
Memory	(C-CT)	Memory/Storage	(C-144)		
Memory	(C-CU)	Memory/Storage	(C-145)		
Memory	(C-CV)	Memory/Storage	(C-146)		
Memory	(C-CW)	Memory/Storage	(C-147)		
Memory	(C-CX)	Memory/Storage	(C-148)		
Memory	(C-CY)	Memory/Storage	(C-149)		
Memory	(C-CZ)	Memory/Storage	(C-150)		
Memory	(C-DA)	Memory/Storage	(C-151)		
Memory	(C-DB)	Memory/Storage	(C-152)		
Memory	(C-DC)	Memory/Storage	(C-153)		
Memory	(C-DD)	Memory/Storage	(C-154)		
Memory	(C-DE)	Memory/Storage	(C-155)		
Memory	(C-DF)	Memory/Storage	(C-156)		
Memory	(C-DG)	Memory/Storage	(C-157)		
Memory	(C-DH)	Memory/Storage	(C-158)		
Memory	(C-DI)	Memory/Storage	(C-159)		
Memory	(C-DJ)	Memory/Storage	(C-160)		
Memory	(C-DK)	Memory/Storage	(C-161)		
Memory	(C-DL)	Memory/Storage	(C-162)		
Memory	(C-DM)	Memory/Storage	(C-163)		
Memory	(C-DN)	Memory/Storage	(C-164)		
Memory	(C-DO)	Memory/Storage	(C-165)		
Memory	(C-DP)	Memory/Storage	(C-166)		
Memory	(C-DQ)	Memory/Storage	(C-167)		
Memory	(C-DR)	Memory/Storage	(C-168)		
Memory	(C-DS)	Memory/Storage	(C-169)		
Memory	(C-DT)	Memory/Storage	(C-170)		
Memory	(C-DE)	Memory/Storage	(C-171)		
Memory	(C-DF)	Memory/Storage	(C-172)		
Memory	(C-DE)	Memory/Storage	(C-173)		
Memory	(C-DF)	Memory/Storage	(C-174)		
Memory	(C-DE)	Memory/Storage	(C-175)		
Memory	(C-DF)	Memory/Storage	(C-176)		
Memory	(C-DE)	Memory/Storage	(C-177)		
Memory	(C-DF)	Memory/Storage	(C-178)		
Memory	(C-DE)	Memory/Storage	(C-179)		
Memory	(C-DF)	Memory/Storage	(C-180)		
Memory	(C-DE)	Memory/Storage	(C-181)		
Memory	(C-DF)	Memory/Storage	(C-182)		
Memory	(C-DE)	Memory/Storage	(C-183)		
Memory	(C-DF)	Memory/Storage	(C-184)		
Memory	(C-DE)	Memory/Storage	(C-185)		
Memory	(C-DF)	Memory/Storage	(C-186)		
Memory	(C-DE)	Memory/Storage	(C-187)		
Memory	(C-DF)	Memory/Storage	(C-188)		
Memory	(C-DE)	Memory/Storage	(C-189)		
Memory	(C-DF)	Memory/Storage	(C-190)		
Memory	(C-DE)	Memory/Storage	(C-191)		
Memory	(C-DF)	Memory/Storage	(C-192)		
Memory	(C-DE)	Memory/Storage	(C-193)		
Memory	(C-DF)	Memory/Storage	(C-194)		
Memory	(C-DE)	Memory/Storage	(C-195)		
Memory	(C-DF)	Memory/Storage	(C-196)		
Memory	(C-DE)	Memory/Storage	(C-197)		
Memory	(C-DF)	Memory/Storage	(C-198)		
Memory	(C-DE)	Memory/Storage	(C-199)		
Memory	(C-DF)	Memory/Storage	(C-200)		

continued next page.

*Mandatory for original patent application. File will not be opened unless mandatory information is provided.

WIRELESS Disclosure—Submit to WIRELESS Communications Commr

30537

INTEL INVENTION DISCLOSURE
ATTORNEY-CLIENT PRIVILEGED COMMUNICATION
 located at <http://legal.intel.com/patent/index.htm>

RESUBMIT

DATE: 13 May 2003

WIRELESS/WCCG/PCG

It is important to provide accurate and detailed information on this form. The information will be used to evaluate your invention for possible filing as a patent application. Invention Disclosure forms **MUST** be sent electronically via email to your manager/supervisor who should then forward with their approval to our email account "Invention disclosure submission." If you have any questions, please call 8-264-0444.

Last Name: Yellin	First Name: Daniel	M.I.
Intel Phone Number: 972-3-9207187	Intel Fax Number: 972-3-9207509	Mailstop: IPTK 2 5N
E-mail address: Daniel.Yellin@intel.com		WWID: 10787418
Citizenship: Israel	Are you a contractor? Yes:	No: X
Home Address: 71 Herzl St.		
City: Raanana	State:	Zip:
Corporate Level Group: WCCG	Division: PCG	Subdivision: CRRL
Supervisor: Doron Rainish	WWID: 10787298	M/S: Phone #: 972-3-9207229

Last Name: Pick	First Name: Kobby	M.I.
Intel Phone Number: 972-3-9207391	Intel Fax Number: 972-3-9207509	Mailstop: IPTK 2 5N
E-mail address: Kobby.Pick@intel.com		WWID: 10787290
Citizenship:	Are you a contractor? Yes:	No: X
Home Address: 43/2 Emek Haala St.		
City: Modiin	State:	Zip: 71700
Corporate Level Group: WCCG	Division: PCG	Subdivision: CRRL
Supervisor: Daniel Yellin	WWID: 10787418	M/S: Phone #: 972-3-9207187

(PROVIDE SAME INFORMATION AS ABOVE FOR EACH ADDITIONAL INVENTOR)

2. Title of Invention:

Apparatus and Method to Design Digital Pre-Filter for Sigma-Delta Fractional-N Modulator

3. What technology/product/process (code name) does your invention relate to (be specific if you can)

3-Point, Miller Creek, Ahwatukee

4. Includes several key words to describe the technology area of the invention in addition to # 3 above:

Polar 8PSK/GMSK Modulator, Sigma Delta Converter, Fractional-N PLL

5. Stage of development (i.e. % complete, simulations done, test chips if any, etc.):

70 % complete

6a. Has a description of your invention been (or planned to be) published outside of Intel: No

If YES, was the manuscript submitted for pre-publication approval through the Author Incentive Program:

If YES, please identify the publication and the date published:

8b. Has your invention been used/sold or planned to be used/sold by Intel or others? Yes

If YES, date it was sold or will be sold:

According to 3-Point, Miller Creek, Ahwatukee schedules

8c. Does this invention relate to technology that is or will be covered by a SIG (special interest group)/standard or specification?
No

If YES, name of SIG/standard/specification:

8d. If the invention is embodied in a semiconductor device, actual or anticipated date of tapeout?
According to 3-Point, Miller Creek, Ahwatukee schedules

8e. If the invention is software, actual or anticipated date of any beta tests outside Intel:

7. Was the invention conceived or constructed in collaboration with anyone other than an Intel blue badge employee or in performance of a project involving entities other than Intel (e.g. government, other companies, universities or consortia)? No If YES, name of individual or entity:
NO: _

___ YES: _

___ Name of individual or entity:

8. Is this invention related to any other invention disclosure that you have recently submitted? If so, please give the title and inventors:

References

- [S1] M. H. Perrot and M. D. Trott, "A Modeling Approach for Σ - Δ Fractional-N Frequency Synthesizers Allowing Straightforward Noise Analysis", *IEEE Journal of Solid-State Circuits*, Vol. 37, pp 1028-1038, August 2002.
- [S2] Patent 6,008,703: M.H. Perrott, "Digital Compensation for Wideband Modulation of Phase-Locked-Loop Frequency Synthesizer".

Background

Fractional N sigma-delta modulation is gaining significant interest in the cellular industry as this is a very cost-effective architecture for the transmission path of digitally modulated signals. In fact, all future GSM/GPRS/EDGE chipsets that we investigated employ this technology (3 different vendors)! The key idea is to employ polar modulation, i.e. to separate the signal into its instantaneous amplitude and phase/frequency components (rather than to the classical I & Q components), and modulate these components independently. While the amplitude path uses some sort of plain AM modulation technique, the phase path uses the PLL as the phase modulator. As explained in [S1]-[S2], the key difficulty with this approach is that the PLL bandwidth must be quite small to allow reasonable operation, much smaller than the actual bandwidth of the Tx signal's instantaneous phase/frequency. Therefore, the solution proposed in [S2] is to use a pre-emphasis filter that will emphasize those frequency components that would be attenuated by the PLL. This pre-emphasis filter turns out to be a key aspect in the design of this Tx path, yet the proposal in [S2] - e.g. Column 10 lines 6-21] is to employ inverse filtering to the linearized response of the PLL. In this disclosure we address methods and apparatus to design this pre-emphasis better, and possibly to adjust it adaptively. Our approach provides the following advantages:

- Implementation complexity - inverse filtering yields a high-order IIR which suffers from stability problems - whereas with our approach we are able to utilize an FIR which is always stable and often can be operated at much lower sampling rates and with fewer bits (i.e. smaller word length).
- Calibration mechanisms - conventional practice requires calibration mechanisms in order to very accurately calibrate the PLL to the pre-defined pre-emphasis filters, whereas with our approach it is possible to avoid these calibration mechanisms and adjust the digital pre-filter to match the analog PLL (and not vice-versa). This is impossible to achieve with the conventional practice because of the need to guarantee stability of the IIR pre-filter (without calibration, some PLL's will simply not generate stable inverse filters).
- FIR pre-filtering lends itself naturally into an adaptive mechanism that can be used to track voltage/temperature/aging, etc, variations of the PLL, and again simplify and improve the design.
- Rather than just invert the PLL's transfer function, with our approach it is possible to take the PLL impairments (e.g. phase noises) into account and design the pre-filter (we may choose to design either an FIR or an IIR) under various optimization criteria (e.g. spectral cleanliness at the output) - thus with our approach it is possible to better tolerate the different PLL impairments.

General Description

A general block diagram of the system is presented in Figure 1:




Figure 1: Fractional-N SD Modulator Block Diagram

As explained above, this patent application is about designing the pre-filter "C". In order that the instantaneous signal (w), be transferred to the VCO input (y) with minimal distortion, the overall response from w to y should be close to flat. In order to decide what is the optimal pre-filter to use, one often takes the following steps:

1. Build a linear model for the PLL of Figure 1 (e.g. according to [1]), and calculate the transfer function from x to y in Figure 1. Denote this transfer function by $H(w)$.
2. Design a pre-filter such that the overall response from w to y will be flat in the desired frequency range, and low pass in nature above those frequencies (the reason for the low-pass nature is for the purpose of attenuating the quantization noise generated by the Sigma-Delta block).

The conventional practice is simply to choose

$$C(w) = H(w)^{-1}$$

which yields a complex IIR filter and often requires adding poles/zeros to $C(w)$ to guarantee its low-pass nature above a certain frequency (there is no point to invert the PLL response in those region where there is no significant frequency component of the Tx signal) and/or to stabilize $C(w)$ [52]. Note that this inverse filtering is quite problematic, as $H(w)$ is very narrow-band, hence its inverse is a filter with extremely large gain.

Batch (off-line) processing

Our proposal for off-line processing composes of the following steps.

1. Build a linear model for the PLL (e.g. according to [S1]).
2. Add the various impairments, e.g. phase noises, of the different PLL components (Optional step).
3. Decide on a topology for C (e.g. an FIR of order p , an IIR of orders (p,q) , etc).
4. Calculate $C(w)$ to minimize a pre-defined cost-function so that the overall cost is minimized, i.e.

$$C(w) = \text{ArgMin}_{C(w)} \{ \text{Cost}(W, Y) \}$$

In one embodiment, the cost could be the mean square error (MSE), i.e.

$$\text{Cost}(W, Y) = E\{ |W(t) - Y(t)|^2 \}$$

or a weighted MSE in the frequency domain (e.g. to give more weight to those frequencies where spectral cleanliness is more important),

$$\text{Cost}(W, Y) = E\left\{ \int_{-\infty}^{\infty} P(w) |W(w) - Y(w)|^2 dw \right\}$$

where $P(w)$ is a user-defined, positive, weight function.

Rev. 16, 5/02

It should be noted that these particular costs can be easily minimized using equalization theory, as is detailed in the Appendix. In other embodiments, other cost functions may be utilized e.g. those that measure spectral cleanliness of the overall Tx signal. We note that for the particular MSE cost functions, Step 2 above is redundant when all impairments can be represented as additive noise terms, as different choices of $C(w)$ will not affect that total contribution of these additive impairments to the MSE or weighted MSE cost.

If the pre-filter is chosen to be an FIR, then it avoids all stability problems (that are encountered with an IIR implementation) that often also influence the fixed-point arithmetic involved (i.e. FIR often requires fewer bits). Also, since we can easily re-calculate the FIR per any value of the PLL parameters (and its stability is guaranteed), it may avoid the need for calibration mechanisms, while with the IIR approach it is common that people need to "hand-craft" an IIR to a specific setting [S2] - hence the PLL should be calibrated to that specific setting.

Adaptive (on-line) processing

There are numerous approaches that can be followed here, they all require some sort of feedback from the VCO input, output (or further away e.g. the antenna) to close the loop. Then, a variety of methods similar to adaptive equalization techniques could be employed. Below is one preferred embodiment. As can be seen, the VCO input and the




Figure 2: Adaptive Pre-Filtering approach - one embodiment

As can be seen, the input to the pre-emphasis filter is compared to the VCO input (after digitization), and accordingly the pre-filter is adapted. Thus, any impairments, offsets, drifts, etc of the analog portion of the PLL would drive the pre-filter values to that setting value that minimizes the pre-specified adaptive mechanism cost function (again an MSE cost could be one option). Hence potentially avoiding the need for complex analog measurement & calibration mechanisms, as any variations would be compensated for by the adaptive algorithm.

Appendix

Linear Model for the System

We will make the linear approximation to the system in the phase domain. The system include several elements that are non-linear:

1. Phase detector.
2. Frequency divider.

- The phase detector could be approximated for small phase differences (when the loop is "locked"), simply by the phase difference between the reference signal and the divider output.
- The frequency divider linear model could be derived using the following steps:
 - The division $x(t)/N(t)$ could be broken by the Taylor series approximation into:
 - $X(t)/(N_{\text{nominal}} + \Delta N(t)) \approx X(t)/N_{\text{nominal}} (1 - \Delta N(t)/N_{\text{nominal}})$ which replaces division by multiplication.
 - Further approximation could be made to achieve full linearization.

The result full linear model of Figure 1 is presented in the following figure:




Figure 3: Linearized PLL Block Diagram

The transfer function from x to y is:

$$\frac{Y(s)}{X(s)} = \frac{(K_v / N) \cdot H(s) / s}{1 + (K_v / N) \cdot H(s) / s}$$

Equation 1

Pre-Filter Design

In order that no significant frequency and phase distortion will occur, the overall transfer function from w to y should be of 0 dB gain up to frequency f_0 , and linear phase in that range. In order for the above condition to happen, we need that transfer function from w to x up to f_0 to be:

$$\frac{X(s)}{W(s)} = \frac{1 + (K_v / N) \cdot H(s) / s}{(K_v / N) \cdot H(s) / s}, s = j \cdot 2 \cdot \pi \cdot f, f < f_0$$

Equation 2

If we implement in a straightforward manner as the inverse IIR to $Y(s)/X(s)$, we will run into the following problems:

- The inverse IIR forces adding zeros and poles in order to stabilize the pre-filter.
- The pre-filter frequency response at frequencies above f_0 should have low pass nature, and should decline as fast as possible in order not to force the Sigma Delta to be in saturation, and not to increase the quantization noise, as a result of that, additional poles or filter that will attenuate the frequencies above f_0 .

Rev. 16, 5/02

- The order of the pre-filter could not be a design parameter, but should have a one to one relation to the order of the closed loop transfer function.
- Another aspect of the problem is that we want to reduce the sampling rate of the pre-filter as much as possible from current consumption aspects.

As a result from the above reasons we applied a FIR MMSE equalizer, that its fundamentals are taken from the communication theory. We will now derive the MMSE equalizer for the above problem. The system model is described in the following figure:




Figure 4: Equalizer Block Diagram

Where:

w - the input signal.

w_{hat} - the restored input signal.

h - is the impulse response of STF(z)

$\text{STF}(z) = Y(z)/X(z)$ as the Bi-Linear transform of $Y(s)/X(s)$

n_{AWGN} - is additive white Gaussian noise.

g - is the shaping filter of the noise.

c - the desired equalizer FIR filter.

Our aim is to find a FIR filter C , that will minimize the mean square error that is defined as:

$$e = w(n) - \hat{w}(n)$$

Equation 3

Where:

$$\hat{w}(n) = \bar{C}^H \cdot \bar{V}$$

$$\bar{V} = H \cdot \bar{W} + \bar{N}$$

$$H = \begin{bmatrix} h(M+L) & h(L) & h(-M+L) \\ h(M) & h(0) & h(-M) \\ h(M-L) & h(n-(L-1)) & h(-M-L) \end{bmatrix}_{[(2L+1) \times (2M+1)]}$$

$$\bar{W} = \begin{bmatrix} w(n-M) \\ w(n) \\ w(n+M) \end{bmatrix}_{[(2M+1) \times 1]}$$

$$\bar{N} = \begin{bmatrix} n(n+L) \\ n(n) \\ n(n-L) \end{bmatrix}_{[(2L+1) \times 1]}$$

Equation 4

Where:

 $2xM+1$ - is assumed to be the impulse response of STF(z) length. $2xL+1$ - is assumed to be the equalizer length. N - is the AWGN noise after passing it through filter g . g is selected to be a high pass filter with cutoff above f_0 , so that the equalizer response at high frequencies will be attenuated.

We make the following assumptions:

1. From the no correlation between the error and the observations: $E\{e(n) \cdot \bar{V}^H\} = 0^H$.
2. $E\{w(n) \cdot n(n+k)^*\} = 0, \forall k$
3. $E\{w(n) \cdot w(n+k)^*\} = \begin{cases} \sigma_w^2, k=0 \\ 0, k \neq 0 \end{cases}$
4. $E\{n(n) \cdot n(n+k)^*\} = \begin{cases} \sigma_n^2, k=0 \\ 0, k \neq 0 \end{cases}$

From assumption 1 it follows that:

$$E\{w(n) \cdot \bar{V}^H\} = E\{\hat{w}(n) \cdot \bar{V}^H\}$$

Equation 5

After substitution of Equation 4 into Equation 5 we get:

$$E\{\hat{w}(n) \cdot \bar{V}^H\} = \bar{C}^H \cdot E\{\bar{V} \cdot \bar{V}^H\} = \bar{C}^H \cdot E\{[H \cdot \bar{V} + \bar{N}] \cdot [\bar{V}^H \cdot H^H + \bar{N}^H]\} =$$

$$= \bar{C}^H \cdot \{E\{H \cdot \bar{V} \cdot \bar{V}^H \cdot H^H\} + E\{\bar{N} \cdot \bar{N}^H\}\} = \bar{C}^H \cdot [H \cdot H^H \cdot \sigma_w^2 + G \cdot G^H \cdot \sigma_n^2]$$

$$\sigma_w^2 = E\{w(n)^2\}$$

$$\sigma_n^2 = E\{n_{AWGN}(n)^2\}$$

Equation 6

Where:

 G is defined in a similar manner to H with g .

$$E\{w(n) \cdot \bar{V}^H\} = \sigma_w^2 \cdot [h(L) \quad h(0) \quad h(-L)]$$

Equation 7

From Equation 6 Equation 7 and Equation 5, and after applying the Hermit operator we get the MMSE solution to be:

$$\bar{C} = R_w^{-1} \cdot \bar{R}_w = [H \cdot H^H \cdot \sigma_w^2 + G \cdot G^H \cdot \sigma_n^2]^{-1} \cdot \begin{bmatrix} h(L) \\ h(0) \\ h(-L) \end{bmatrix} \cdot \sigma_w^2$$

Equation 8

Note that it is also possible to calculate empirically.

One Possible Embodiment

One possible embodiment of the invention is as a PSK / GMSK modulator for the Edge standard. Figure 5 presents a polar modulation loop that employ Fractional-N Sigma Delta modulator at the phase path. The symbols generator generates the baseband Edge symbols. The Amplitude Phase Splitter, splits the baseband symbols to amplitude and phase paths. The phase path symbols are differentiated to produce the frequency symbols. The frequency symbols are divided by the reference frequency to produce the desired division ratio of the instantaneous frequency. The instantaneous frequency division ratio is passed through the pre-filter, and then to the Sigma Delta converter. The output of the sigma delta is added to the carrier division ratio and passed to the division ratio circuit to the PLL. The Fractional-N PLL modulates the phase to carrier frequency. The phase at the carrier frequency is fed into the PA that its gain is controlled by the output from the phase path, to produce the RF signal.




Figure 5: Polar Modulator for Edge Block Diagram

Components

The invention includes the following components (relates to Figure 1, Figure 3 and Figure 4):

- Linearized PLL model.
- PLL closed loop transfer function.
- Noise shaping filter.
- MMSE equalizer.

Linearized PLL Model

The linearized PLL model is described in detail in the section Linear Model for the System, and in Figure 3. In general it used to calculate the PLL closed loop transfer function that will enable calculating the desired pre-filter.

PLL Closed Loop Transfer Function

The PLL closed loop transfer function calculation is described in details in the section Linear Model for the System, and in Figure 3. In general it used to calculate the desired pre-filter that will cause the overall response of the instantaneous frequency to be flat in the desired range of frequencies.

Noise Shaping Filter

The noise shaping filter is described in detail in the section Pre-Filter: Design and in Figure 4. In general it used to shape a high pass noise for frequencies above f_n , so that the MMSE equalizer response will be flat for frequencies below f_n and low pass in nature for frequencies above f_n .

Rev. 16, 5/02

MMSE Equalizer

The MMSE equalizer is described in detail in the section Pre-Filter Design and in Figure 4. In general it used to design a FIR filter that will cause the overall response to be flat for frequencies below f_0 and low pass in nature for frequencies above f_0 .

Invention Additional information

1. Describe in detail what the components of the invention are and how the invention works.

The component of the invention are described in Figure 6, and comprises:

Polar loop Tx path composed of a Frac-N Sigma Delta modulator, Cartesian to polar coordinate transformer and PA.




Figure 6: Polar Loop Tx - General Block Diagram

The Frac-N Sigma Delta modulator is composed of: Pre-Filter, Sigma Delta converter and a Frac-N PLL with programmable division ratio (for details refer to Figure 1).

2. Describe advantage(s) of your invention over what is currently being done.

This pre-emphasis filter turns out to be a key aspect in the design of this Tx path, yet the proposal in [S2 - e.g. Column 10 lines 6-21] is to employ inverse filtering to the linearized response of the PLL. In this disclosure we address methods and apparatus to design this pre-emphasis better, and possibly to adjust it adaptively. Our approach provides the following advantages:

- Implementation complexity - inverse filtering yields a high-order IIR which suffers from stability problems - whereas with our approach we are able to utilize an FIR which is always stable and often can be operated at much lower sampling rates and with fewer bits (i.e. smaller word length).
- Calibration mechanisms - conventional practice requires calibration mechanisms in order to very accurately calibrate the PLL to the pre-defined pre-emphasis filters, whereas with our approach it is possible to avoid these calibration mechanisms and adjust the digital pre-filter to match the analog PLL (and not vice-versa). This is impossible to achieve with the conventional practice because of the need to guarantee stability of the IIR pre-filter (without calibration, some PLL's will simply not generate stable inverse filters).
- FIR pre-filtering lends itself naturally into an adaptive mechanism that can be used to track voltage/temperature/aging, etc. variations of the PLL, and again simplify and improve the design.
- Rather than just invert the PLL's transfer function, with our approach it is possible to take the PLL impairments (e.g. phase noises) into account and design the pre-filter (we may choose to design either an FIR or an IIR) under various optimization criteria (e.g. spectral cleanliness at the output) - thus with our approach it is possible to better tolerate the different PLL impairments.

3. You MUST include at least one figure illustrating the invention. If the invention relates to software, include a flowchart or pseudo-code representation of the algorithm.

Figure 1, Figure 2 and Figure 6 gives a description of how the invention works.

4. Value of your invention to Intel (how will it be used?).

It may be used in Intel's GSM/GPRS/EGPRS RF products.

5. Explain how your invention is novel. If the technology itself is not new, explain what makes it different.

The invention is novel in the sense that a different pre-filtering approach is used. It allows simpler pre-filtering and does not require accurate calibration mechanisms as are required in the prior art.

6. Identify the closest or most pertinent prior art that you are aware of.

Reference [S2], is the closest prior art that we are aware of.

7. Who is likely to want to use this invention or infringe the patent if one is obtained and how would infringement be detected?

The parties that may try to infringe the patent are the companies that deal with RP communication: Motorola, RFMD, ADI and others.

**HAVE YOUR SUPERVISOR READ AND FORWARD IT ELECTRONICALLY
VIA E-MAIL TO "INVENTION DISCLOSURE SUBMISSION"**

DATE: _____ SUPERVISOR: _____

BY APPROVING, I (SUPERVISOR) ACKNOWLEDGE THAT I HAVE READ AND UNDERSTAND THIS
DISCLOSURE, AND RECOMMEND THAT THE HONORARIUM BE PAID